Calculating External Components

Prepared by: Stef Servaes ON Semiconductor

ON

ON Semiconductor®

http://onsemi.com

APPLICATION NOTE

Additional proprietary handshaking is implemented as a fifth class to program with an external resistor.

The ON Semiconductor vertical N-channel DMOS device is inherently robust for fast transients. This results in cable ESD levels of 2 kV (on the RJ45 connector) and HBM ESD levels of 2 kV.

The PWM controller facilitates single-ended SMPS power supply topologies such as fly-back and forward converters. The control scheme is based on peak current control. This control allows line feed-forward, cycle-by-cycle current limitation and simple feedback compensation.

The inrush current limit, operational current limit, operating frequency and soft start time are programmable, depending on the requirements of the application.

This application note attempts to give a step-by-step approach to the implementation of a stable power supply. All aspects of the process from converter architecture to the PCB layout guidelines are explained, while trying to minimize the mathematics necessary to perform the steps. Converter transfer functions are not deduced as literature on these topics is widely available.

An isolated fly-back topology is described in this document. Other topologies are discussed in separate application notes.

Although the document mostly references the NCP1081, the discussed principles and calculations for the external components are equally valid for the NCP1080, NCP1082 and NCP1083.

Scope

This document describes how to calculate external component values for the NCP1080, NCP1081, NCP1082 and NCP1083 integrated PoE–PD and DC–DC converter controller and elaborates on implementation details, without delving into theoretical details. Examples are illustrated with the use of the supplied calculation scripts.

Introduction

The NCP108x are robust, flexible and highly integrated solutions targeting demanding medium– and high–power Ethernet terminals. The combination of an enhanced PoE–PD fully compliant with the IEEE 802.3af and IEEE 802.3at specifications for the NCP1081 with a highly efficient SMPS, in a single device, offer new opportunities for the design of products directly supplied over Ethernet lines. Elimination of the need for any local power adaptor or power supply drastically reduces the overall installation and maintenance cost.

ON Semiconductor's unique process and design enhancements allow the NCP1081 to power PoE systems with up to 40 W. The NCP1080 is designed to support power levels up to 15.4 W, according to the IEEE 802.3af specification.

The hot swap PD switch and programmable current limit are designed for high power applications. The handshaking for power requirements for the IEEE 802.3at standard supports Type 1 and Type 2 classification with Layer 1 single and dual events as well as Layer 2 classification.

CURRENT MODE CONTROL, ISOLATED FLY-BACK CONVERTER





Figure 1. Isolated Fly-back Converter with Bias Winding and Diode Bridge





The Isolated Fly–back Converter with Bias Winding and diode bridge is shown in Figure 1. The primary circuitry can use also the active rectification bridge for better overall converter efficiency(Figure 2).

We will calculate or decide on the values for the components listed in Table 1.

Table 1	LIST	OF	COMPONENTS
Table I.			COMPONENTS

Name	Description	
C _{out1,2}	DC-DC output capacitor	
C _{pd1,2,3}	DC-DC input capacitor	
R _{cs}	Resistor for current sensing	
R _{sl}	Resistor for extra slope compensation (optional)	
R _{class}	Resistor setting the classification current level	
R _{inrush}	Resistor setting the inrush current limitation level	
R _{ilim1}	Resistor setting the operational current limit level	
C _{line}	Input line capacitor	
Z _{line}	Tranzorb (transient voltage suppression diode)	
R _{det1}	Detection signature and external UVLO pro- grammable resistor 1	
R _{det2}	Detection signature and external UVLO pro- grammable resistor 2	
C _{sn1}	Snubber capacitor for the switching transistor	
R _{sn1}	Snubber resistor for the switching transistor	
C _{sn2}	Snubber capacitor for the power diode	
R _{sn2}	Snubber resistor for the power diode	
R _{fb1}	1 Resistor for the voltage feedback system	
R _{fb2}	Resistor for the voltage feedback system	
R _{fb3}	Resistor for the voltage feedback system	
R _{bias1}	Resistor for extra biasing current in the opto- coupler (optional)	
R _{bias2}	Resistor for extra biasing current in the TL431 shunt regulator (optional)	
C _{fb1}	Capacitor for the voltage feedback system	
C _{fb2}	Capacitor for the voltage feedback system	
R _{bw}	Current limiting resistor for bias winding usage	
R _{led}	Current limiting resistor for nCLASS_AT LED	
C ₁₄	Capacitors for noise reduction on the Ethernet magnetics	
C _{vddl}	Decoupling capacitor for VDDL low voltage reg- ulator	
C _{vddh}	Decoupling capacitor for VDDH high voltage regulator	
R _{osc}	Resistor setting the PWM switching frequency	

PoE-PD SIDE DESIGN

Detection and UVLO Setting

During the detection phase the input impedance of the PD device is measured by the PSE and should, according to IEEE 802.3af/at, be included between 23.75 k Ω and 26.25 k Ω . The NCP108x can either use its internal under voltage lockout setting of 37.5 V, or an external resistor divider can be used to tune the UVLO. The NCP108x will not allow operation of the power converter unless the sensed line voltage is above the UVLO pin limit (internal or external). R_{det} or the sum of R_{det1} and R_{det2} should hence be 25.5 k Ω . The UVLO limit, V_{uvlo_on}, should be configured to the low–line design parameter of the converter. In most cases this will be 36 V. Use Equation 1 to calculate R_{det1} and R_{det2}.

$$R_{det2} = \frac{V_{uvlo_ref}}{V_{uvlo on}} = 25.5 \text{ k}\Omega \qquad (eq. 1)$$

and

$$R_{det2} + R_{det1} = 25.5 \text{ k}\Omega$$

where $V_{uvlo ref} = 1.2 V$

Classification

IEEE 802.3af/at specifies five power classes (0 - 4). During classification the PSE equipment will sense the current that flows through R_{class} to determine what power consumption class the PD equipment belongs to. Table 2 indicates what resistor value to use for R_{class} for the different classes. Note that a fifth non-standard high-power class is defined to enable the NCP1081 high power capabilities.

R _{class} (Ω)	Power Class		
10k	Class 0: 15.4 W		
130	Class 1: 4 W		
69.8	Class 2: 7 W		
44.2	Class 3: 15.4 W		
30.9	Class 4: IEEE 802.3at device class		
22.1	Class 5: NCP1081 class, power levels exceed- ing IEEE 802.3at levels		

Table 2. IEEE 802.3AF/AT POWER CLASSES

The IEEE 802.3at specification describes a second classification event to let the application know if higher power (higher than IEEE 802.3af power levels) can be switched on. This second classification is either supported by hardware (NCP1081, not NCP1080) or by software on a network processor, powered by the NCP1081. The PSE

decides which classification will be executed. When the hardware classification is complete the nClassAT pin is low. When the hardware classification is not executed, meaning that either the PSE is IEEE 802.3af compliant or that the high power capabilities will be exchanged by the network protocols, the nClassAT will remain high. The LED connected to nClassAT will only light when the second event hardware classification has completed.

Programmable Current Limitation

Inrush Current Limit

Table 3 lists the typical values for Rinrush.

Table 3. PROGRAMMABLE INRUSH CURRENT

R _{inrush} (kΩ)	Min	Тур	Max	Unit
150	95	125	155	mA
57.6	260	310	360	mA

Operational Current Limit

Table 4 lists the typical values for R_{ilim1}.

Table 4. USEFUL VALUES FOR R_{ilim1}

R _{ilim1} (kΩ)	Min	Тур	Max	Unit
84.5	450	510	570	mA
66.5	600	645	690	mA
56.0	720	770	820	mA
36.5	970	1100	1230	mA

Note that non-standard compliant current can be achieved by lowering Rilim1. Keep in mind that the absolute maximum rating for the current through the NCP1081 is 1.23 A. Note that the board layout should allow proper thermal conductivity to avoid exceeding the maximum junction temperature.

Diode Bridge and Cline

 C_{line} should be a 100nF ceramic with low ESR (< 0.1 Ω) and 20% tolerance. The diode bridge should be dimensioned to allow the maximum current that is chosen for the design.

Power Stage Design

Decide on the System Parameters and Transformer to Use

Description		
Ethernet input voltage. Take into account the drop over the diode bridge.		
The desired output voltage		
The inductance of the primary of the trans- former		
The transformer turns ratio		
The desired output power		
The desired output ripple		
The desired PWM switching frequency		

The switching frequency (f_s) supported by the NCP108x ranges up to 500 kHz. Higher frequencies reduce the size of the transformer but may have adverse effects on other parameters such as switching loss. The designer will have to find an optimum between power consumption and material cost.

Note that this entire design guideline is focused on the implementation of a current measurement feedback loop on top of voltage feedback.

Configure the Switching Frequency

The PWM switching frequency is configured by an external resistor R_{osc} . R_{osc} is calculated using Equation 2, below.

$$\mathsf{R}_{\mathsf{osc}} = \frac{38600}{\mathsf{f}_{\mathsf{S}}}\mathsf{k}\Omega \qquad (\mathsf{eq.}\ 2)$$

Where f_s (kHz) the desired switching frequency

Continuos Conduction Mode (CCM) or Discontinuos Conduction Mode (DCM)

Note that the NCP108x is designed to operate in continuous conduction mode (CCM) and discontinuous conduction mode (DCM). Pros and cons exist for both modes of operation. In CCM, the ripple current is smaller and possibly a smaller output capacitance can be used. In DCM, the conduction losses are higher (because the currents are higher) but the switching loss is smaller (due to current being zero when switch opens). Also in DCM, a smaller inductor or transformer can be used, leading to lower leakage inductance. On the other hand, the AC losses in the DCM transformer may become dominant. Due to the higher currents in DCM, the DCM converter creates more EMI.




Figure 3. CCM/DCM

Switching frequency, transformer induction and load are parameters that make the converter run in one or the other mode. The transition from one to the other mode depends on these three values. The point where the system transitions from DCM to CCM is called the critical conduction mode. Correspondingly, we can define the critical load, frequency and induction.

$$\begin{split} \mathsf{R}_{\mathrm{C}} &= \frac{2 \cdot \mathsf{L}_{\mathrm{C}} \cdot \mathsf{f}_{\mathrm{s}} \cdot \mathsf{n}^{2}}{\left(1 - \mathsf{D}\right)^{2}} \qquad \mathsf{L}_{\mathrm{C}} &= \frac{\mathsf{R}_{\mathrm{c}} \cdot \left(1 - \mathsf{D}\right)^{2}}{2 \cdot \mathsf{f}_{\mathrm{s}} \cdot \mathsf{n}^{2}} \\ \mathsf{F}_{\mathrm{C}} &= \frac{\mathsf{R}_{\mathrm{C}} (1 - \mathsf{D})^{2}}{2 \cdot \mathsf{L}_{\mathrm{C}} \cdot \mathsf{n}} \end{split} \tag{eq. 3}$$

The design procedure described in the following sections focuses on CCM operation. Equation 3 can be used to find out how far the design is from running in one or the other mode.

Calculate the Duty Cycle

First calculate the converter duty-cycle D from the assumption that in one full cycle the secondary voltage should be zero and thus equal the shaded areas of Figure 4 where T is the period.




Figure 4. Determining the Duty-Cycle

$$\frac{V_{out}}{V_{in}} = n \frac{D}{1 - D}$$
 (eq. 4)

or

$$D = \frac{V_{out}}{V_{out} + nV_{in}}$$

The NCP108x supports duty cycles up to 0.80. Use Equations 5 and 6 and the data of the chosen transformer to calculate whether or not the maximum duty cycle can be met. Note that the duty cycle is at a maximum when the input voltage is at its lowest (low line), therefore we use $V_{in min}$.

Also take into account the forward voltage drop of the diode (typically 0.5 V).

$$V_{in}T_{on}N_{1} = V_{out}T_{off}N_{2}$$

$$\Rightarrow \frac{N_{1}}{N_{2}} = \frac{D_{max}}{1 - D_{max}} \frac{V_{in_min}}{V_{out}}$$

$$\Rightarrow D_{max} = \frac{\frac{N_{1}}{N_{2}}}{\frac{N_{1}}{N_{2}} + \frac{V_{in_min}}{V_{out}}}$$
(eq. 6)

Calculate the Various Currents




Figure 5. Primary and Secondary Currents (ccm)

Average currents, during Ton:

$$I_{avg_pri} = \frac{P_{out}}{V_{in} \cdot D \cdot \eta_{transformer}}$$
(eq. 7)
$$I_{avg_sec} = \frac{P_{out}}{V_{out} \cdot (1 - D)}$$

Magnetizing currents:

$$I_{mag_pri} = \frac{V_{in} \cdot D}{L_{pri} \cdot f_s}$$

$$I_{mag_sec} = \frac{\left(V_{out} + V_{diode}\right) \cdot (1 - D)}{L_{sec} \cdot f_{s}}$$

Peak currents:

$$I_{peak_pri} = I_{avg_pri} + \frac{I_{mag_pri}}{2}$$

$$I_{peak_sec} = I_{avg_sec} + \frac{I_{mag_pri}}{2}$$
(eq. 9)

(eq. 8)

RMS currents:

$$I_{rms_pri} = \frac{P_{out}}{V_{in} \cdot \sqrt{D} \cdot \eta_{transformer}}$$
(eq. 10)
$$I_{avg_sec} = \frac{P_{out}}{V_{out} \cdot \sqrt{(1 - D)}}$$

Output Capacitance and Filter

Use the duty-cycle D to obtain a value for Cout.

$$C_{out} = \frac{P_{out}}{V_{out}} \frac{2D}{f_s V_{ripple}}$$
(eq. 11)

The parasitic effective series resistance (R_{esr}) of the capacitor C_{out} affects the output voltage ripple the most. The ripple caused by R_{esr} is an order of magnitude larger than the ripple caused by having a small output capacitance. The required output ripple specification will not be met by using an output capacitor only.

Take the closest standard value for the capacitor with the lowest R_{esr} . It is better to deviate from the calculated capacitance value when there's another capacitor value with lower ESR. Equally important is to measure the chosen capacitor or parallel capacitors on an impedance analyzer to make sure the ESR is correct.




Figure 6. Adding an Additional Ripple Filter

An additional L–C filter should be added to meet the ripple specification. A large capacitor should remain at the side of the load to cope with load changes and to make sure no stability issues arise from capacitive loading (due to shift of the filter resonance frequency). Therefore, split the output capacitance in two, or take an additional one (depending on the ESR which should not increase) and place an inductor in between to create an L–C filter.

The damping of the L–C filter is given by Equation 12. This equation can be rewritten into Equation 13 which gives the product of L and C.

$$\frac{V_{\text{ripple}}}{V_{\text{ripple}_\text{esr}}} = \frac{Z_{\text{C}}}{Z_{\text{C}} + Z_{\text{L}}}$$
(eq. 12)

with

$$Z_{\rm C} = \frac{1}{2\pi f_{\rm s} \rm C}$$

and

or

$$LC = \frac{V_{ripple} esr}{V_{ripple} (2\pi f_s)^2}$$
(eq. 13)

 V_{ripple} is the desired output voltage ripple and V_{ripple_esr} is the voltage ripple that is generated over the ESR of the output capacitor. The approximate current that flows through the ESR resistor is the secondary peak current of the converter, leading to Equation 14.

 $Z_1 = 2\pi f_s L$

$$V_{ripple} = I_{peak sec} R_{esr}$$
 (eq. 14)

Choose a value for L and calculate the value for C. Next, make sure the resonance frequency (Equation 15) is at least two or three times higher than the cross-over frequency of the closed loop converter (to make sure the resonant peak stays well below 0 dB), but still lower than the switching frequency of the regulator (to make sure switching noise is filtered).

$$f_{LC} = \frac{1}{\pi \sqrt{L2C}}$$
 (eq. 15)

Stability Analysis of the Converter in CCM

Equation 16 shows the transfer function of the fly-back converter in current controlled mode of operation. Note that adding current measurement in the feedback loop has advantages on top of implementing only voltage measurement feedback:

- The feedback is immediate, current can be limited in the same cycle,
- The order of the transfer function is reduced, leading to a system that is easier to stabilize,
- The phase margin is better.

$$T_{power_ccm}(s) = K \frac{\left(1 + \frac{s}{\omega_{zesr}}\right) \cdot \left(1 - \frac{s}{\omega_{zrhp}}\right)}{1 + \frac{s}{\omega_{p}}} \quad (eq. 16)$$

where

$$\omega_{zesr} = \frac{1}{R_{esr} \cdot C_{out}}$$
 (eq. 17)

 ω_{zesr} is a zero originating from the output capacitor and its equivalent series resistor.

$$\omega_{zrhp} = \frac{\mathsf{R}_{\mathsf{load}} \cdot (1 - \mathsf{D})^2}{\mathsf{DL}_{\mathsf{pri}}\mathsf{n}^2} \qquad (\mathsf{eq.\,18})$$

 ω_{zrhp} is a right half plane zero can be explained by the phenomenon that when there's a sudden load increase, the duty cycle will increase instantaneously, building up higher current but the voltage will drop temporarily until the required current is present. Since this zero is located in the

right half plane, this leads to a gain boost and a phase lag (which is not desirable and can lead to an unstable system).

$$\omega_{p} = \frac{1+D}{R_{load}C_{out}}$$
 (eq. 19)

 ω_{p} , a dominant pole originates from the load and output capacitor.

$$K = \frac{R_{load}(1 - D)}{nR_{cs}A_{V}(1 + D)}$$
(eq. 20)

where $A_v = 2$ for NCP108x

To investigate and improve the stability of the DC–DC converter, the technique of frequency response compensation is used.

This technique is based on the fact that any linear system in steady state will show at its output a sine wave with amplitude and phase when it is excited at its input with a sine wave of given frequency, amplitude and phase. The amplitude and phase of the output signal may be different than those of the input signal, however the input and output frequency will be the same.

This technique uses a Bode plot to assess the stability criteria. A Bode plot consists of two drawings. One drawing plots the magnitude of the output signal over the input signal, using logarithmic scale. The other drawing plots the phase of the output minus the phase of the input, using logarithmic scale.




Figure 7. Phase and Gain Margin

A closed loop system is stable if the open loop frequency response shows a gain of less than 0 dB at the frequency where the phase shift is 180° . Gain margin is the value by which the gain of the system can be increased, while keeping the phase at -180° (Note 1), before the system becomes unstable. Phase margin is the value by which the phase of the system can be increased, keeping the gain at 1, before the system becomes unstable.

A bigger phase margin lowers the peaking on transitions and a higher system bandwidth increases the speed of the system. The DC error (or static, or steady state error) is reduced when the low frequency gain is increased.

Use Equation 16 to plot a Bode diagram and inspect where stability issues may arise.




Figure 8. Bode Plot of the Power Sate of a 30 W 3.3 V Fly-back Converter (note the poor gain at DC)

DC Gain Boosting and Phase Margin Insurance

When we translate the stability requirements to our fly–back converter design, we should have a system with high phase margin (around 60°), high bandwidth (unity gain or cross–over frequency as high as possible but still far enough from the switching frequency), a high gain at DC, and a high attenuation at high frequency.

This is achieved by adding a control and compensation network which uses an opto-coupler for isolation, introduces an extra zero, two poles (one at DC) and has following transfer function:

$$\begin{split} \mathsf{T}_{\mathsf{comp}}(\mathsf{s}) \; &= \; \frac{\mathsf{CTR} \, \cdot \left(\mathsf{5K} / / \mathsf{R}_{\mathsf{bias1}} \right)}{\mathsf{R}_{\mathsf{fb3}}} \\ & \\ \frac{\left(\mathsf{1} \; + \; \frac{\mathsf{s}}{\varpi_{\mathsf{Z}}} \right)}{\mathsf{R}_{\mathsf{fb1}} \, \cdot \, \mathsf{C}_{\mathsf{fb1}} \, \cdot \, \mathsf{s} \, \cdot \, \left(\mathsf{1} \; + \; \frac{\mathsf{s}}{\varpi_{\mathsf{p}}} \right)} \end{split} \tag{eq. 21} \end{split}$$

The goal of the compensation network is to set the gain criteria while affecting the phase margin as least as possible. (Proportional-integral (PI) plus high-frequency pole compensation)

^{1.} Note that the systems discussed here, all have negative feedback like most feedback systems, hence the -180° of the negative feedback together with an additional 180° shift would yield 360° overall shift, a positive feedback, unstable system.

Step 1: Define the Compensation Circuit Cross-Over Frequency

Rule of thumb: The converter should have a cross-over frequency


$$f_{cross} < min \left(\frac{f_{zrhp}}{3}, \frac{f_s}{5}, f_{zesr}, f_{optocoupler} \right) \quad (eq. \ 22)$$

where:

- f_{zrhp} is the frequency of the right hand plan zero of the open loop fly-back converter derived from Equation 18
- f_s is the converter's switching frequency
- f_{zesr} is the frequency of the zero introduced by the output capacitor's series resistance, given by Equation 17
- f_{optocoupler} is the frequency indicating the bandwidth of the chosen opto-coupler

Step 2: Phase Margin Insurance, Define the Pole and Zero Frequency of the Compensation Circuit

Instead of using a Type II or Type III compensation network with operational amplifier, often an equivalent but cheaper network with TL431 voltage reference is used as an error amplifier in combination with an opto-coupler for isolation.



At low frequencies C_{fb1} and R_{fb1} act like an integrator. The overall gain of the integrator is the product of the integrator gain and the opto-coupler gain. The compensation zero is located at the point where the integrator crosses over.

At mid-range frequencies, the opto-coupler becomes dominant because the integrator with the TL431 has crossed unity gain. The gain is determined by the opto-coupler gain, R_{fb3} and the NCP108x 5 k Ω internal pull-up in parallel with R_{bias1} .

At high frequencies the pole of the opto-coupler becomes dominant. Make sure that the bandwidth of the opto-coupler is as high as possible. R_{bias1} in parallel with the 5 k Ω internal resistor should be tuned such that the opto-coupler is sufficiently biased. We want to configure a known compensation pole by inserting C_{fb2} .

We make sure that between the zero and the pole of the compensation network we have a unity gain of the closed loop system with the desired phase margin. Use the Bode plot of the open loop system to find the phase margin at the cross-over frequency. The pole of the compensation network needs to be K times larger and its zero needs to be K times smaller than the cross-over frequency. With K given by:

$$K = tan\left(\frac{boost}{2} + 45\right)$$
 (eq. 23)

boost = desired phase margin – actual phase margin + 90

Now, choose a value for R_{fb1} and use Equations 24 and 25 to calculate C_{fb1} and $C_{fb2}.$

$$f_{z} = \frac{1}{2\pi \cdot R_{fb1} \cdot C_{fb1}} \implies C_{fb1} = \frac{1}{2\pi R_{fb1} f_{z}}$$

$$f_{p} = \frac{1}{2\pi \cdot (5K//R_{bias1}) \cdot C_{fb2}}$$
(eq. 24)

$$\Rightarrow C_{fb2} = \frac{1}{2\pi (5K//R_{bias1}) f_p}$$
 (eq. 25)

Step 3: Gain Adjustment

First we need to find out, using the Bode plot, what the gain (A₀) is of the open loop system at f_{cross} . The gain of the compensation network is given by:

$$CTR \cdot \frac{5K//R_{bias1}}{R_{bb3}}$$
 (eq. 26)

where CTR is equal to the current transfer ratio of the opto-coupler. The Rbias2 and Rfb3 resistors connected to the opto-coupler and the TL431 shunt regulator should be carefully tuned to guarantee a sufficient operating current for the TL431 (typical TL431 require minimum 1 mA as bias current). The gain of this network needs to be sufficiently high to react abruptly on reaching the output voltage. It is good practice to measure the performance of this network prior to switching on the NCP1081.


Now equalize the compensation network gain to the inverse of the open loop gain at cross–over frequency and calculate $R_{\rm fb3}$.

$$CTR \cdot \frac{5 \text{ k}\Omega//\text{R}_{\text{bias1}}}{\text{R}_{\text{fb3}}} = \frac{1}{\text{A}_0} = \text{A}_{\text{comp}} \tag{eq. 27}$$

Step 4: Set the TL431 DC Regulation Voltage


The shunt regulator compares the output voltage divider to an internal V_{tl431} reference and generates an error voltage which is applied to the cathode of the opto-coupler. The output resistor divider made of R_{fb1} and R_{fb2} should be calculated to provide exactly V_{tl431} to the reference pin of the TL431 when the power converter output voltage equals the desired regulated Vout1 voltage. Since R_{fb1} was already chosen before, R_{fb2} can be calculated easily.

$$R_{fb2} = \frac{V_{tl431} \cdot R_{fb1}}{V_{out} - V_{tl431}}$$
 (eq. 28)




Step 5: Check the Compensation Network Performance

The theoretically derived component values need to be checked on the real design. Two separate measurement techniques are proposed to measure the frequency response of the entire loop and that of the converter without the compensation network. Most probably, more than one iteration will be required to get it right.



Measure the Full Loop Frequency Response, Including the Compensation Network



The proposed technique measures the entire loop frequency response without breaking the loop. The standard

way of measuring this would be to break the loop and inject and measure the signal at impedance matched cutting points.







Figure 12. Open Loop Measurement


This measurement technique measures the loop without having to break it, but at the same time, the network between measurement point A and B is eliminated. In this case we measure the frequency response of the power converter, without the compensation network.

Slope Compensation

To overcome sub-harmonic oscillations and instability problems that exist with constant frequency current mode control converters running in continuous conduction mode (CCM) and when the duty cycle is close or above 50%, the NCP108x integrates a current slope compensation circuit.

This sub-harmonic oscillation phenomenon can be understood by looking at Figure 13. The current in the primary transformer is illustrated for two different duty cycle cases, assuming a current mode PWM controller without slope compensation. When D > 0.5, a small disturbance on the primary current causes a duty cycle asymmetry between consecutive pulse cycles. This error increases with every cycle (due to the fixed frequency operation) and will lead to oscillation in the regulation loop at $f_s / 2$. When D < 0.5 this disturbance diminishes cycle by cycle.





$$T_{h}(s) = \frac{1}{1 + \frac{s}{\omega_{n}Q_{p}} + \frac{s^{2}}{\omega_{n}^{2}}}$$
 (eq. 29)

where

$$\begin{split} \omega_n &= \pi \cdot f_s \qquad \qquad Q_p = \frac{I}{\pi (m_c (1-D) - 0.5)} \\ m_c &= 1 + \frac{s_e}{s_n} \qquad \qquad s_e = \frac{V_{slope-pp}}{T_s} \qquad \qquad s_n = \frac{V_{on}}{L} A_{sense} \end{split}$$

Se is the compensation ramp slope, given by the compensation voltage over the switching period.


 S_n is the slope of the sensed current waveform, given by the voltage over the coil when the switch is on, times the current measurement gain, divided by the inductance. When only the current sense resistor is used, $A_{sense} = R_{cs.}$

The transfer function shows a peak at $f_s/2$. This peaking could cause the gain to go above 0 dB again, even after we've done all the compensation (setting the cross-over frequency and phase margin improvement), rendering the system unstable once more. The height of the peak is determined by Q_p. The lower Q_p, the bigger the damping is and the lower the peak is.

This damping is achieved by adding a slope to the comparator trip level. Figure 15 shows that, now even with D > 0.5, the error reduces every cycle.

The necessary Slope compensation can be calculated using the following formula:

$$dV_{slope} = nR_{cs} \frac{V_{out}}{2L_{pri}n^2} dt \qquad (eq. 30)$$






Figure 14. Same Converter as in Figure 7, but Now Including the High Frequency Effect of Current Control




Figure 15. How Slope Compensation Helps

where

$$dt = \frac{1}{f_{e}}$$
 (eq. 31)

and

$$\mathsf{R}_{\mathsf{cs}} = \frac{0.36}{\mathsf{I}_{\mathsf{PriPeak}} \mathsf{1.2}}$$

where

$$I_{PriPeak} = \frac{V_{in}}{L_{pri}} \frac{D}{f_s}$$

0.36 V Is the threshold voltage of the current comparator, factor 1.2 adds margin to the measurable current. This margin is required because there's an additional voltage drop over $R_{\rm sl}$.

Since the NCP1081 integrated a slope compensation of 110 mV over 1 period, the remaining necessary slope can be obtained by adding an external Rsl resistor between the CS pin and Rcs resistor.

$$R_{sl} = \frac{dV_{slope} - 110 \text{ mV}}{10 \ \mu \text{A}} \tag{eq. 32}$$

 $(10\,\mu A \text{ corresponds to the internal sawtooth current amplitude})$

To make sure the damping of the peak at $f_s / 2$ in the frequency response is not an issue (gain at $f_s / 2 < 0$), the

overall Bode plot needs to be drawn. The closed loop transfer function is given by Equation 33, product of Equations 16, 21 and 29.

 $T_{closedLoop} = T_{power_ccm}(s) \cdot T_{comp} \cdot (s)T_{h}(s)$ (eq. 33)

Stability Analysis in Discontinuous Conduction Mode (DCM)

We use the values of the components as they were designed for CCM operation in the equation of the transfer function of the converter running in DCM mode. We check by drawing a Bode diagram if the stability requirements are met for the closed loop system, including the compensation network and the high frequency effect of the current mode control.

Note that if one started the design procedure for a power converter in DCM mode, a similar approach can be used to check the stability in CCM mode.

Step 1: Calculate the Duty Cycle, D, Based on the Voltage Transformation Ratio

$$\frac{V_{out}}{V_{in}} = D \sqrt{\frac{R}{2L_{pri}f_s}} \Rightarrow D = \frac{V_{out}}{V_{in}} \sqrt{\frac{2L_{pri}f_s}{R}}$$
(eq. 34)

Step 2: Frequency Response Analysis

The transfer function of the power stage in DCM is given by Equation 35.

$$T_{power_dem}(s) = K \frac{1 + \frac{s}{\omega_{zest}}}{1 + \frac{s}{\omega_{p}}}$$

where

(

$$K = nD \sqrt{\frac{R_{load}}{2L_{sec}f_{sw}}} = \frac{V_{out}}{V_{in}}$$
(eq. 35)

$$\omega_{zesr} = \frac{1}{R_{esr} \cdot C_{out}} \Rightarrow f_{zesr} = \frac{1}{2\pi R_{esr} \cdot C_{out}} \stackrel{(eq. 36)}{(eq. 36)}$$

$$u_{p} = \frac{2}{R_{load}C_{out}} \Rightarrow f_{p} = \frac{2}{2\pi R_{load}C_{out}} \quad (eq. 37)$$

Plot the total closed loop frequency response (Equation 38) and check the stability requirements.

$$T_{closedLoop} = T_{power_dcm}(s) \cdot T_{comp} \cdot (s)T_{h}(s) \quad (eq. 38)$$

Switch Drain–Source Voltage Considerations

Special attention to the switch drain-source reverse voltage is required since in fly-back design, this voltage will be the sum of the input voltage and the weighted output voltage, as indicated in Equation 39.

$$V_{DS} = V_{in} + \frac{N_1}{N_2} V_{out} \qquad (eq. 39)$$

Note the forward diode drop needs to be taken into account. Also note the leakage inductance will add a voltage spike. Sufficient margin needs to be built in when choosing the switch transistor.

Snubber Design

To avoid destruction of the switching transistor due to the voltage spikes originating from the leakage inductance, these transient spikes at the drain of the power switch need to be reduced. To size the snubber, measure the ringing frequency and calculate R_{sn} and C_{sn} .

$$R_{sn1} = 2\pi f_{ring} L_{leak} \qquad (eq. 40)$$

$$C_{sn1} = \frac{1}{2\pi f_{ring} R_{sn1}}$$
 (eq. 41)

The snubber design for the diode at the secondary side of the transformer is handled in the same way.

To measure the oscillation frequency in a safe way, use a low V_{in} and do not apply any load to the converter to make sure that the peak voltage is not exceeding the switching transistor V_{DS} rating.

Soft Start

To eliminate possible voltage overshoots on the output during start up, the NCP1081 provides a soft start function which increases progressively the duty cycle limit during the soft start time. This soft start is programmable by Css and defined by Equation 42.

$$T_{softstart}[ms] = 0.23C_{ss}[nF]$$
 (eq. 42)

VDDL and VDDH

 C_{vvdl} and C_{vddh} are noise decoupling capacitors (20%) with low ESR (< 0.1 Ω). C_{vddl} may range from 330 to 470 nF. C_{vddh} may range from 1 to 2.2 μ F. For application using the auxiliary bias winding to supply the VDDH regulator, the designer has to make sure that the bias winding does not force VDDH above 16 V for the maximum load condition. Use 50 Ω for R_{bw} as initial value.

Converter Efficiency

The overall efficiency of the flyback power converter is given by Equation 43.

n —	P _{out}			
ч –	Pout + P _{MOSdynamic} + P _{MOSstatic} + P _{diode} + P _{esr} + P _{MagConductive} + P _{core} + P _{NCP108x}			

Each of the power losses in Equation 43 are calculated in following sections.

Dynamic Power Switch Losses

Dynamic switch losses are created during the toggling of the switch. Parasitic capacitances in the switch are charged and discharged.

$$\begin{split} \mathsf{P}_{MOSdynamic} &= \mathsf{V}_{dsmax} \cdot \mathsf{I}_{peak_pri} \cdot \mathsf{f}_{s} \cdot \mathsf{t}_{sw} \\ &+ \frac{\mathsf{C}_{swout} \cdot \mathsf{V}_{dsmax} \cdot \mathsf{f}_{s}}{2} + \mathsf{f}_{s} \cdot \mathsf{Q}_{gtot} \cdot \mathsf{V}_{gatedrive} \end{split} \tag{eq. 44}$$

where

$$V_{dsmax} = 1.15 \cdot \left(V_{in} + \frac{(V_{out} + V_{diode})}{2} \right) (eq. 45)$$

the maximum drain-source voltage.

$$t_{sw} = \frac{Q_{gd} \cdot R_{gatedrive}}{V_{gatedrive} \cdot V_{GSth}}, \text{ the switch-on time}$$
(eq. 46)

 $V_{\mbox{GSth}}$ is the gate to source threshold voltage from the data sheet

 Q_{gd} is the gate to drain Miller charge from the data sheet Q_{gtot} is the total gate charge from the switch data sheet $I_{peakpri}$ is the peak current at the primary

 $V_{gatedrive}$ is the gate drive voltage of the NCP1081, or 9 V V_{diode} is the forward voltage drop of the diode at secondary side

C_{swout} is the switching transistor output capacitance

Static Power Switch Losses

Static losses are the conductive losses of the power switch and calculated using the R_{dson} resistance coming from the data sheet and the RMS current.

$$\mathsf{P}_{\mathsf{MOSstatic}} = \left(\mathsf{R}_{\mathsf{DS}(\mathsf{on})} + \mathsf{R}_{\mathsf{CS}}\right) \cdot \mathsf{I}_{\mathsf{rms_pri}}^{2} \cdot \mathsf{D} \qquad (\mathsf{eq.\,47})$$

With $R_{DS(on)}$ the on resistance of the switch, from the data sheet and R_{cs} is the calculated current sense resistance.

Secondary Diode Losses

The secondary diode has a forward voltage drop, affecting the overall efficiency.

$$\mathsf{P}_{\mathsf{diode}} = \frac{\mathsf{P}_{\mathsf{out}}}{\mathsf{V}_{\mathsf{out}}} \cdot \mathsf{V}_{\mathsf{diode}} \tag{eq. 48}$$

(eq. 43)

Capacitor Losses

One of the biggest loss contributors is the parasitic equivalent series resistor of the output smoothing and the input bulk capacitors.

$$\mathsf{P}_{esr} = \mathsf{R}_{esr_cout} \cdot \mathsf{I}^2 \mathsf{rms_sec} + \mathsf{R}_{esr_cpd} \cdot \mathsf{I}^2_{\ rms_pri} \tag{eq. 49}$$

It is important to use low ESR capacitors.

Conductive Losses in Magnetics

Conductive losses are those originating from the DC and AC resistance of the transformer wire. DC resistance of primary and secondary windings are listed by the transformer manufacturer. When the switching frequency increases, additional phenomena such as skin effect and proximity effect increase the losses even further.

$$\mathsf{P}_{MagConductive} = \mathsf{R}_{dc_pri} \cdot \mathsf{I}^2_{rms_pri} + \mathsf{R}_{dc_sec} \cdot \mathsf{I}^2_{rms_sec}$$
(eq. 50)

To make calculations simpler, we discard the AC resistance of the copper wire. But note that the AC losses become substantial with high switching frequencies.

Core losses originate from the energy that is dissipated in the core of the transformer and can be found from graphs for the specific core material used and the physical dimensions of the core.

NCP1081 Losses

First calculate the current consumed on the VPORTP pin in Power Mode:

$$I_{VportP}$$
 (mA) = $I_{Quiescent}$ (mA)
+ $I_{PortDriver}$ (mA) + I_{PWM} (mA) (eq. 51)

With

$$I_{\text{Quiescent}} (\text{mA}) = 1.4$$
 (eq. 52)

Core Losses




Figure 16. Core Losses

$$I_{PortDriver}(mA) = 0.1 + I_{PassSwitch} (mA) \times \left[\frac{1}{385} + \frac{1}{2300}\right]$$
(eq. 53)

With C_{gate} the equivalent input capacitance of the external switching MOSFET

Then calculate the internal power dissipation.

$$P_{NCP108x}(mW) = P_{Quiescent}(mW) + P_{PortDriver}(mW) + P_{PWM}(mW)$$
(eq. 55)

With

I

$$P_{Quiescent}(mW) = I_{Quiescent}(mA) \times V_{portP}(V)$$
 (eq. 56)

$$P_{PortDriver}(mW) = I_{PortDriver}(mA) \times V_{portP}(V)$$

+ $I_{PortDriver}^{2}(mA) \times R_{on_PassSwitch}$

 $P_{PWM}(mW) = I_{PWM}(mA) \times V_{portP}(V)$ (eq. 58)

if the auxiliary winding of transformer is not used, or

$$P_{PWM}(mW) = I_{PWM}(mA) \times V_{DDH}(V)$$
 (eq. 59)

if VDDH is supplied by the auxiliary winding of transformer

The internal junction temperature can be evaluated.

$$\begin{split} T_{J}(\text{degC}) &= T_{\text{ambient}}(\text{degC}) + P_{\text{DissTotal}}(\text{mW}) \\ &\times \frac{\mathsf{R}_{\text{th}}(\text{W}/\text{degC})}{1000} \end{split}$$
 (eq. 60)

With Rth the junction to ambient thermal resistance

Secondary Diode Maximum Rating

A rule of thumb for the maximum reverse voltage of the secondary rectifying diode is

$$V_{reverse} = \frac{V_{in_max} * N_s}{N_p}$$
(eq. 61)

The maximum current through the diode is given by Equation 9.

Design Example 1: 30 W Single Output 12 V Supply

A Microsoft Excel® file (NCP108X DESIGN TOOL FLYBACK CCM.xls) with calculation sheets is provided by ON Semiconductor, with the presented expressions incorporated to design a stable and reliable flyback converter. In Figure 17 all the input data needed for the design is shown. As a result, the output calculated data is shown in Figure 18.

The frequency and phase response of the system as well as the poles and zeroes are calculated by the Excel VBA macros and shown in logarithmic charts for the power stage, compensation and close loop networks in Figure 20.

The Excel VBA script calculates also the efficiency for various output power, gives the final summary of all the designed components, according to a certain scematics(shown in Figure 1). In addition there is a convenient tool to calculate the output divider resistor values, when the output voltage and the reference voltage of the shunt feedback regulator are given.

Frequency response plots				
Minimum frequency(Hz)	1.00E+02			
Maximum frequency(Hz)	1.00E+06			
DC/DC system parameters				
Pout(W)	30			
Vout(V)	12			
$\underline{\forall in}(\underline{\vee})$	48			
Vdrop_d(V)	0.5			
Vripple(V)	0.1			
Shunt regulator reference voltage(V)	2.5			
Rbias1(Ohm)	5.10E+03			
Rfb1(Ohm)	1.80E+04			
Desired phase margin(Deg)	7.00E+01			
T_softstart(s)	1.00E-02			
T_rendement	8.00E-01			

Optocoupler parameters		
Fopto(Hz)	8.00E+03	
Optocoupler CTR	2.50E-02	

Transformer parameters(from datasheet)				
7E-04				
0E-01				
0E-01				
0E-02				
)				

MOSFET parameters(from datasheet)				
Rdson(Ohm)	4.60E-01			
Cswout(F)	9.20E-11			
Qswgtot(C)	1.20E-08			
Qswmill(C)	1.20E-08			
Vswgsth(V)	2.90E+00			

NCP108x parameters	
Av	2.00E+00
Fs(Hz)	1.00E+05
Vgatedrive(V)	9.00E+00
Rgate(Ohm)	1.80E+01

Figure 17. Input Data for the Flyback Design Excel Calculation Sheet

RaetT(Onm)	2.37E+04
Rdet2(Ohm)	1.78E+03

Estimated efficiency(%)

Figure 18. Output Data Calculated by the Flyback Design Excel Calculation Sheet – Values of the Detection Signature Resistors and the Maximum Power Estimated Efficiency

85.17232143

Outputs:	
Fcross(Hz)	8.00E+03
T_power_stage gain at Fcross(dB)	5.01E+00
D	4.63E-01

Parameter extraction:	
Rfb2(Ohm)	4.75E+03
Rfb3(Ohm)	1.13E+02
Rbias2(Ohm)	1.00E+12
Rload(Ohm)	4.70E+00
Resr(Ohm)	1.07E-02
Rosc(Ohm)	3.83E+05
Rsl(Ohm)	8.06E+03
Rcs(Ohm)	1.17E-01
Cfb1(F)	1.00E-08
Cfb2(F)	8.20E-10
Cout(F)	2.20E-04
Css(F)	4.70E-08
Lsec(H)	1.07E-05

Figure 19. Output Data Calculated by the Flyback Design Excel Calculation Sheet – Parameter Extraction of the External Components Values According to Figure 1




Figure 20. Output Data Calculated by the Flyback Design Excel Calculation Sheet – Frequency and Phase Response of the Designed Flyback Converter

Design Example 2: 20W Single Output 3.3V Supply

Scilab scripts are also provided to aid the design calculation. Scilab is an open-source numeric computation program that is available free of charge at <u>www.scilab.org</u>. The input data is shown in Table 6.

Parameter	Value
V _{in}	36 V (minimal PD input voltage)
V _{out}	3.3 V
L _{prim}	42 $\mu H,$ according to Coilcraft POE300F–33L data sheet
N	0.09, according to Coilcraft POE300F-33L data sheet
Pout	20W
V _{ripple}	33 mV
f _s	250 kHz

Table 6. DESIGN PARAMETERS

The output of the Scilab script summarizes the design parameters and the closest standard values of the calculated component values for the feedback loop.

The Bode plot of the converter without compensator network and with compensator network is plotted in Figure 21.




Figure 21. Gain and Phase Plot of the Compensated Converter

Note: If Scilab or Excel software is not available, using asymptotic approximation to generate a Bode plot and computing the values manually will lead to similar results.

Company or Product Inquiries

For more information about ON Semiconductor's Power over Ethernet products visit our Web site at http://www.onsemi.com

Microsoft Excel is a registered trademark of Microsoft Corporation.

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability. Typical[®] parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical[®] must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death and personal injury or death such claim alleges that SCILLC was and escigned in any manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

AND8332/D